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Abstract
The HPC Challenge (HPCC) Benchmark suite and the Intel MPI Benchmark (IMB) are used to compare and evaluate the com-
bined performance of processor, memory subsystem and interconnect fabric of five leading supercomputers—SGI Altix BX2, Cray
X1, Cray Opteron Cluster, Dell Xeon Cluster, and NEC SX-8. These five systems use five different networks (SGI NUMALINK4,
Cray network, Myrinet, InfiniBand, and NEC IXS). The complete set of HPCC Benchmarks are run on each of these systems.
Additionally, we present Intel MPI Benchmarks results to study the performance of 11 MPI communication functions on these
systems.
© 2007 Elsevier Inc. All rights reserved.
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1. Introduction
Performance of processor, memory subsystem and interconnect is a critical factor in the overall performance of
computing system and thus the applications running on it. The HPC Challenge (HPCC) Benchmark suite is designed
to give a picture of overall supercomputer performance including floating point compute power, memory subsystem
performance and global network issues [1,2]. In this paper, we use the HPCC suite as a first comparison of systems.
Additionally, the message-passing paradigm has become the de facto standard in programming high-end parallel com-
puters. As a result, the performance of a majority of applications depends on the performance of the MPI functions as
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formance of the interconnect fabric of the system. However, simple measures of these two are not adequate to predict
the performance for real world applications. For instance, traditional methods highlight the performance of network
by latency using zero byte message sizes and peak bandwidth for a very large message sizes ranging from 1 MB to
4 MB for small systems (typically 32 to 64 processors.) Yet, real world applications tend to send messages ranging
from few bytes to 2 MB using not only point-to-point communication but often with a variety of communication
patterns including collective and reduction operations.
The performance of real world applications using MPI as programming language depends to a large extent on
the performance of the MPI functions such as point-to-point functions (send/recv) and collective communications
functions (barrier synchronization, data movement, and global reduction). Although application performance is the
ultimate measure of system capability, but understanding of an application’s interaction with a computing system
requires a detailed performance understanding of the computing system components. In view of this we measured the
performance of a processor, memory subsystem and interconnects of the system. The local and global performance
are characterized by the following four benchmarks from HPCC suite that represent combinations of minimal and
maximal spatial and temporal locality.
(a) HPL for high temporal and spatial locality,
(b) STREAM and PTRANS for low temporal and high spatial locality,
(c) RANDOM ACCESS for low temporal and spatial locality,
(d) FFT for high temporal and low spatial locality.
Performance of any real world application is bounded by the performance of these four HPCC Benchmarks.
The recently renamed Intel MPI Benchmarks (IMB, formerly the Pallas MPI Benchmarks) attempt to provide
more information than simple tests by including a variety of MPI specific operations [3,4]. In this paper, we have
used a subset of these IMB Benchmarks that we consider important based on our application workload and report
the performance results for the five computing systems. Since the systems tested vary in age and cost, our goal is
not to characterize one as “better” than but rather to identify strength and weakness of the underlying hardware
and interconnect networks for particular operations. These benchmarks have been used in the past to compare the
performance of interconnects of the Cray systems [15].
To meet our goal of testing a variety of architectures, we analyze performance on five specific systems: SGI Altix
BX2, Cray X1, Cray Opteron Cluster, Dell Xeon Cluster, and NEC SX-8 [5,12]. These five systems use five different
networks (SGI NUMALINK4, Cray network, Myrinet, InfiniBand, and NEC IXS). The complete set of HPC Bench-
marks are run on each of these systems. Additionally, we present IMB 2.3 Benchmark results to study the performance
of 11 MPI communication functions for various message sizes. We studied the performance of IMB Benchmarks for
several message sizes, however, in this paper we present results only for the 1 MB message size as average size of the
message is about 1 MB in many real world applications.
2. High end computing platforms
A technical description of the architecture of the computing platforms follows. We describe processor details,
configuration, and memory subsystem and interconnect.
2.1. SGI Altix BX2
The computational node of the SGI Altix BX2 system consists of eight Itanium 2 processors with a memory
capacity of 16 GB, and four application specific integrated circuits (ASIC) called SHUB [5]. The processor is a 64-
bit and runs at 1.6 GHz clock and can issue two MADD (multiply and add) per clock with a peak performance of
6.4 Gflop/s. The memory hierarchy of a BX2 consists of 128 floating-point registers and three-level-on-chip data
caches: (a) 32 KB of L1; (b) 256 KB of L2 cache; (c) 9 MB of L3 cache.
In the SGI 3700 BX2 system, eight Intel Itanium 2 processors are grouped together in a brick, also called C-
brick, which is connected by NUMALINK4 to another C-brick. Each pair of processors shares a peak bandwidth of
3.2 GB/s. Peak bandwidth between nodes is 800 MB/s in the BX system and 1.6 GB/s in the BX2 system. The
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Architecture parameters of SGI Altix BX2
Characteristics SGI Altix BX2
Clock (GHz) 1.6
C-Bricks 64
IX-Bricks 4
Routers 128
Meta Routers 48
CPUs 512
L3-cache (MB) 9
Memory (Tb) 1
R-bricks 48
density of C-brick used in the BX2 architecture is double the density of C-brick used in the BX architecture. In
addition, the peak bandwidth of BX2 is twice the bandwidth of BX architecture.
The SGI BX2 Altix is a Cache Coherent—Non-Uniform Memory Access (CC-NUMA) system. The Altix sys-
tem uses a NUMAFLEX technology whose key component is NUMALINK4 technology, an embedded interconnect
technology that drastically reduces the time and resources required to run applications by managing large data sets
in a single, system-wide, shared-memory space called global shared memory. The NUMAFLEX network is a fat-tree
topology that enables the performance to scale by providing a linear increase in bisection bandwidth as the system
increases in size. The NUMAFLEX architecture uses the Block Transfer Engine to copy data from one physical mem-
ory range to another at high bandwidth, which operates as cache-coherent direct memory access engine. Presently,
the NUMAFLEX architecture scales to 512 processors in a cache-coherent fashion to make it a SSI system. The SSI
system is unique in that it uses a single operating system to control all of its 512 processors, a single shared memory,
and the input/output subsystem.
Local cache-coherency is used to maintain the cache coherency between processors on the Front Side Bus (FSB).
Global cache coherency protocol is implemented by SHUB chip and is a refinement of the protocol used in the DASH
computing system developed at Stanford University, which is directory based. The advantage of the directory-based
cache-coherent protocol is that only the processors that are playing an active role in the usage of a given cache line
need to be informed about the operation. This reduces the flow of information, while using about 3% of memory space
for the directory of cache dependencies.
Each Altix BX2 has globally shared memory. It is a single image system (SIS), which means that single mem-
ory address space is visible to all the computing system resources. SIS is achieved through a memory interconnect
like NUMALINK, XPMEM and Message Passing Toolkit (MPT). It is a Non-Uniform Memory Access Flexible (NU-
MAflex) system as scaling can be done in all the three dimensions, namely the number of processors, memory capacity
and I/O capacity. This NUMAflex architecture supports up to 2048 Intel Itanium 2 processors and four TB of memory
capacity.
The combination of compute processors, memory, and C-brick constitute the interconnect fabric called NUMA-
LINK. SHUB is a proprietary ASIC designed by SGI, fabricated by IBM, and handles the functionality, such as
(a) global cache coherency protocol; (b) memory controller on the local memory on the node; (c) interface to I/O
subsystem; (d) interface to the interconnection network with other nodes; (e) globally synchronized high-resolution
clock. SGI Altix BX2 3700 uses NUMALINK4, a high-performance network with fat-tree network topology. In a
fat-tree network topology, the bisection bandwidth scales linearly with the number of processors. Table 1 summarizes
the characteristics of SGI Altix BX2 system used in the present study.
2.2. Cray X1
Cray X1, located at NASA Ames Research Center, has 64 processors [1,8]. The Cray X1 uses the best features of
Cray’s parallel vector processor Cray SV1 such as vector caching and multi-streaming and its MPP features such as
network and high scaling of Cray T3E. It uses a proprietary CMOS block, one block each for scalar core and one for
each vector pipe. Cray X1 has two types of proprietary processors, namely scalar processor and vector processor. The
scalar processor has a clock period of 400 MHz (400 Mflop/s, one flop each clock), and can issue 2-way out-of-order
instructions. The vector unit has two vector execution pipes each with a clock of 800 MHz. Its vector pipe can perform
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clock). Peak for vector unit is 3.2 Gflop/s (1.6 Gflop/s × 2 vector pipes). Each node of Cray X1 has four multi-
steaming processors (MSP) with a flat-shared memory of 16 GB. Each MSP has four single-stream processors (SSP)
and in turn each has two vector pipeline units and one scalar processor. Four SSPs share 2 MB of data E-cache. If a
code is not vectorized, it runs on the scalar processor whose speed is 1/8 of the vector processor (400 Mflop/s/3200
Mflop/s = 1/8). The Cray X1 at NASA has 4 nodes (1 node × 4 MSPs × 4 SSPs ) or 64 SSPs. One node (16 SSPs)
is used for system purposes and remaining 3 nodes (48 SSPs) are available for computing. 16 memory controllers
called MChips each of which is connected to local memory bank called Mbank, control flat memory of 16 GB. These
MChips are also used to connect up to four nodes and participate in remote address translation. A large system is built
by modified torus, called 4D-hypercube using specialized routing chips.
2.3. Cray Opteron Cluster
A 64 node Cray Opteron Cluster is located at NASA Ames Research Center [1,8]. Each node has two AMD Opteron
2.0 GHz processors. A processor can perform two floating-point operations each clock with a peak performance of
4 Gflop/s. One node is used as the server node with 4 GB of memory. The remaining 63 nodes (126 processors) are
used as compute nodes with 2 GB of memory each. 70 GB of disk space are available for I/O. Peak performance of
the system is 504 Gflop/s. The processor uses 0.13 micron copper CMOS process technology. It uses 64-bit tech-
nology that is an extension of the ×86 32-bit world. It enables simultaneous 32- and 64-bit computing. It eliminates
the 4 GB memory addressing limit imposed by 32 bits. It has a integrated memory controller, i.e. memory controller
is no longer in the Northbridge but instead is on the chip and it reduces the performance bottleneck which in turn
increases the applications performance by reducing the memory latency. Processor can issue nine superscalar out-of-
order instructions. It uses hypertransport technology, which is a high-speed, high-performance point-to-point link for
interconnecting integrated circuits on the motherboard. It also provides multi-processing with a “glue-less” chip to
chip interconnect thereby enabling scalability. The 64 nodes are interconnected via a Myrinet network. Myrinet is a
packet-communication and switching technology that is widely used to interconnect servers or single-board comput-
ers. Myrinet uses cut-through routing and remote memory direct access (RDMA) to write to/read from the remote
memory of other host adaptor cards, called Lanai cards. These cards interface with the PCI-X bus of the host they are
attached with. Myrinet offers ready to use 3 8-256 port switches. The 8 and 16 port switches are full crossbars.
2.4. Dell Xeon Cluster
Linux cluster called Tungsten, located at NCSA, has 1280 nodes running Red Hat Linux 9.0 operating system inter-
connected with a high-speed InfiniBand (IB) fabric [3,4]. Each node has two Intel Xeon 3.6 GHz processors with 800
MHz system bus, 12 KB of L1 I-cache, 16 KB of L1 data cache, and 1 MB L2 cache on-die 8-way set associative. The
core used in the processor is called Nocona EM64T [2]. The processor uses 90 nm manufacturing process technolo-
gies and is binary compatible with applications running on previous members of Intel’s IA-32 microprocessor family.
It employs Intel’s NetBurst micro-architecture and the hyper-threading technology. Each node has 6 GB RAM and
PCI-X IB card in a 133 MHz slot. The processor can perform one floating-point operation each clock with a peak per-
formance of 7.2 Gflop/s. Total peak performance of the system is 9.2 Tflop/s (1280 nodes × 2 CPUs × 3.6 Gflop/s
× 1 floating point each clock). The top half and bottom half of the cluster are on separate Gb Ethernet switches with a
60 GB trunk between. The IB is configured in groups of 18 nodes 1:1 with 3:1 blocking through the core IB switches.
There are two versions of MPIs libraries available. First is VMI2–NCSAs own MPI library [http://vmi.ncsa.uiuc.edu]
and second one is Topspin MPI. Topspin MPI library is based on MVAPICH and scales only up to 1020 processes. If
one desires to use more than 1020 processes one has to use VMI2 based MPI library.
Xeon nodes are connected by network called InfiniBand (IB). InfiniBand Architecture (IBA) is a revolutionary
and state-of-the-art network technology that defines very high-speed networks for interconnecting compute nodes
and I/O nodes [6]. It is an open industry standard for interconnecting high-performance clusters of SMP (Cluster of
IBM POWER 5, SGI Altix 3700/BX2 or NEC SX-8) and off-the-shelf processors, such as Intel Itanium 2 or Intel
Xeon. Besides providing low latency and high bandwidth, IB has many unique features that make it significantly
different from current network technologies, such as Quadrics [5,9] and Myrinet [6,7,10]. We found that MPI level
peak bandwidths for InfiniBand, Myrinet and Quadrics are 841 MB/s, 771 MB/s (using PCI-X), and 308 MB/s
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In addition, IA provides several features not provided by Myrinet and Quadrics including:
• Remote DMA read and write operations.
• Five different transport services.
• Multicast support and support for virtual channels.
• Different service levels (priority).
• Atomic operations.
In addition, IBA [11] also proposes several other features, such as Quality of Service, fault tolerance, and reconfig-
uration to achieve reliability, availability and serviceability. MPI-2 is an extension of MPI-1 that provides one-sided
communication (Get and Put) to access data from a remote processor without involving it, and this can provide over-
lap between communication and computation to achieve high performance. Semantics of one-sided communication
can be done using remote direct memory access (RDMA) in IBA. Research work in collective operations (all-to-all,
broadcast, and reduction) is also in progress.
2.5. NEC SX-8
The processor used in the NEC SX-8 is a proprietary vector processor with a vector peak performance of 16
Gflop/s and an absolute peak of 22 Gflop/s if one includes the additional divide & sqrt pipeline and the scalar units.
It has 64 GB/s memory bandwidth per processor and eight vector processors per node. Each node has 512 GB/s of
memory bandwidth. The entire system can have maximum of 512 nodes (4096 processors: 512 nodes × 8 processors).
NEC SX-8 has internodes fully cross bar switch with 16 GB/s (bidirectional) interconnect. A 512-node system would
have a peak performance of 65.54 Tflop/s. The vector processor uses 90 nm copper technology and has 800 I/O per
CPUs chip. It uses optical cabling for the internodes connection. HLRS in Stuttgart in Germany has recently installed
a cluster of NEC SX-8 parallel vector computer with 72 nodes and 576 processors. The system consists of a scalar
front-end system, and 72 NEC SX-8 nodes. The scalar front-end system is a 16-CPU Itanium 2 system, with a memory
of 256 GB. Each processor of the front end has a 6 MB L3 cache. The front-end system and the back-end systems
share fast file systems. A total of 16 1-TB file systems are used for user homes. Another 16 1-TB file systems contain
workspace, which can be used during runtime of jobs. Each file system can sustain 400-600 MB/s throughputs for
large block I/O.
The back-end systems are 72 NEC SX-8 vector nodes, each having 8 processors of 16 Gflop/s peak (2 GHz). Each
node has 128 GB, about 124 GB of which are usable for applications. The vector systems have a fast interconnect
called IXS. The IXS is a 128 × 128 crossbar switch. Each individual link has a peak bi-directional bandwidth of
16 GB/s, which means that each node can send and receive with 16 GB/s in each direction. However, it has to be
mentioned that the 8 processors inside a node share the bandwidth. MPI latency is around five microseconds for small
messages. Each NEC SX-8 processor can access the main memory at 64 GB/s. The system used in the present study is
at High performance Computing center (HLRS), University of Stuttgart, Germany and it has cluster of 72 NEC SX-8
nodes and it uses front end that is a 16-way NEC TX-7 called “Asama.” The operating system used on the front-end
of TX-7 is Red Hat AS 2.1, while NEC SX-8 uses SUPER-UX 15.1. The batch system is called NQS II.
In Table 2 is given the system characteristics of these 5 systems. Computing systems we have studied have three
types of networks namely, flat-tree, multi-stage crossbar and 4-dimensional hypercube.
3. Benchmarks used
We use HPCC Benchmark [1,2] and Intel MPI Benchmark Version 2.3 (IMB 2.3) as described below:
3.1. HPC Challenge Benchmarks
We have used full HPC Challenge [1,2,19] Benchmarks on SGI Altix BX2, Cray X1, Cray Opteron Cluster, Dell
Cluster and NEC SX-8. HPC Challenge Benchmarks are multi-faceted and provide comprehensive insight into the
performance of modern high-end computing systems. They are intended to test various attributes that can contribute
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System characteristics of the five computing platforms
Platform Type CPUs/
node
Clock (GHz) Peak/node
(Gflop/s)
Network Network
topology
Operating
system
Location Processor
vendor
System
vendor
SGI
Altix
BX2
Scalar 2 1.6 12.8 NUMALINK4 Fat-tree Linux (Suse) NASA (USA) Intel SGI
Cray X1 Vector 4 0.800 12.8 Proprietary 4D-hypercube UNICOS NASA (USA) Cray Cray
Cray
Opteron
Cluster
Scalar 2 2.0 8.0 Myrinet Flat-tree Linux (Redhat) NASA (USA) AMD Cray
Dell
Xeon
Cluster
Scalar 2 3.6 14.4 InfiniBand Flat-tree Linux (Redhat) NCSA (USA) Intel Dell
NEC SX-8 Vector 8 2.0 128 IXS Multi-stage
Crossbar
Super-UX HLRS
(Germany)
NEC NEC
significantly to understanding the performance of high-end computing systems. These benchmarks stress not only
the processors, but also the memory subsystem and system interconnects. They provide a better understanding of an
application’s performance on the computing systems and are better indicators of how high-end computing systems
will perform across a wide spectrum of real-world applications.
G-HPL: The High Performance LINPACK Benchmark measures the performance solving a dense linear equation
system. LINPACK is the basis of the Top500 list [20]. G-PTRANS: The parallel-matrix transpose benchmark mea-
sures system performance [25]. It implements a parallel-matrix transpose given by A = A + B ˆT , where A and B
are two matrices. This benchmark heavily exercises the communication subsystem where pairs of processors com-
municate with each other simultaneously. It measures the total communications capacity of the network. G-Random
Access: This benchmark also measures system performance. It measures the rate at which the computer can update
pseudo-random locations of its memory. Performance is measured in terms of giga-updates per second (GUP/s) [26].
EP-Stream: The embarrassingly parallel STREAM Benchmark is a synthetic benchmark program that measures sus-
tainable memory bandwidth (in GB/s) and the corresponding computation rate for simple vector kernels [21]. All
the computational nodes execute the benchmark simultaneously, and the arithmetic average is reported. It measures
the performance of a memory subsystem. G-FFTE: The Global Fast Fourier Transform Benchmark measures system
performance [24]. It also measures double-precision floating-point execution rate of the complex Discrete Fourier
Transform (DFT). It performs the FFTE across the entire computer by distributing the input vector in block fashion
across all the nodes. Performance is measured in Gflop/s. EP-DGEMM: The embarrassingly parallel DGEMM mea-
sures the floating-point rate of execution of double-precision real matrix-matrix multiplication performed by DGEMM
subroutine from BLAS [22,23]. All the nodes execute the benchmark simultaneously. It reports the average rate in
Gflop/s. Random Ring Bandwidth: Randomly Ordered Ring bandwidth reports bandwidth achieved per CPU in a
ring communication pattern. The communicating nodes are ordered randomly in the ring. The result (in GB/s per
CPU) is averaged over various random assignments of rings; that is, various permutations of the sequence of all
processors in the communicator [2,14]. Random Ring Latency: Randomly Ordered Ring Latency reports latency
(in microseconds) in a ring communication pattern. The communicating nodes are ordered randomly in the ring. The
result is averaged over various random rings [2,14].
3.2. Intel MPI Benchmarks
IMB 2.3 is a successor of the PALLAS PAM from Pallas GmbH 2.2 [13]. In September 2003, the HPC division
of Pallas merged with Intel Corp. IMB 2.3 suite is very popular in the high performance computing community to
measure the performance of important MPI functions. Benchmarks are written in ANSI C using a message-passing
paradigm comprising 10,000 lines of code. The IMB 2.0 Version has three parts (a) IMB for MPI-1, (b) MPI-2 one
sided communication, and (c) MPI-2 I/O. In standard mode the message size can be set to 0,1, 2, 4, 8, . . . ,4194304
bytes. There are three classes of benchmarks, namely single transfer, parallel transfer and collective benchmarks.
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STB Benchmarks focus on a single message transferred between two processes. There are two benchmarks in this
category namely Ping–Pong and Ping–Ping.
(a) Ping–Pong: In a Ping–Pong, a single message is sent between two processes. Process 1 sends a message of size
“x” to process 2 and process 2 sends “x” back to process 1.
(b) Ping–Ping: Ping–Ping is same as Ping–Pong except that messages are obstructed by oncoming messages.
3.2.2. Parallel Transfer Benchmarks (PTB)
PTB focus on patterns and activity at a certain process in concurrency with other processes.
(a) Sendrecv: The processes form a periodic communication. Here each process sends a message to the right and
receives from the left in the chain.
(b) Exchange: Here processes exchange data with both left and right in the chain. This communication pattern is used
in applications such as unstructured adaptive mesh refinement computational fluid dynamics involving boundary
exchanges.
3.2.3. Collective Benchmarks (CB)
The CBs are collective in the sense that all the processes take place collectively in the proper MPI convention.
They test not only the message passing power of the computing system but also the algorithms used underneath, e.g.,
reductions benchmarks measure the message passing tests as well as efficiency of the algorithms used in implementing
them. As the name implies, collective communications refers to those MPI functions involving the processors within
a defined communicator group. Collective communications are mostly built around point-to-point communications.
Several features distinguish collective communications from point-to-point communications:
(a) A collective operation requires that all processes within the communicator group call the same collective commu-
nication function with matching arguments.
(b) The size of data sent must exactly match the size of data received. In point-to-point communications, a sender
buffer may be smaller than the receiver buffer. In collective communications they must be the same.
(c) Except for explicit synchronization routines such as MPI_Barrier, MPI collective communication functions are
not synchronizing functions.
(d) Collective communications exist in blocking mode only, i.e., a process will block until its role in the collective
communication is complete, independent of the completion status is of the others participating in the communi-
cations.
(e) Collective operations do not use the tag field. They are matched according to the order they are executed.
Collective communications are divided into three categories according to function: synchronization, data move-
ment, and global reduction operations.
3.2.3.1. Barrier synchronization: A barrier function MPI_Barrier is used to synchronize all processes. A process
calling this function blocks until all the processes in the communicator group have called this function. Then they all
proceed.
3.2.3.2. Data movement: MPI provides several types of routines for handling collective data movement:
(a) Broadcast: Broadcast from one processor to all members of the communicator. The function MPI_Bcast broad-
casts a message from process root to all other processes in the communicator group communicator including it.
(b) Gather: To collect data from all members in the group to one processor. When called by every process, each
process sends the contents of its send buffer to the root process, which then receives those messages and
stores them in its receive buffer according to the rank order of the sender. A variation of MPI_Gather called
MPI_Allgather works the same way except that all the processes in the communicator receive the result, not only
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(c) Scatter: To scatter data from one member to all members of the group. The function MPI_Scatter performs the
reverse operation of the function MPI_Gather described above
(d) Variations of Gather and Scatter:
Allgather: It is a benchmark of the MPI_ALLgather function. Here every process inputs A bytes and receives the
gathered A∗N bytes, where N is number of processes.
Allgatherv: It has same functionality as MPI_ALLgather function, except that it uses MPI_ALLgatherv function.
It measures the MPI overhead for more complex situations compared to MPI_ALLgather function. In fact, it
is vector variant of MPI_ALLgather.
AlltoAll: It is a benchmark of MPI_AlltoAll function. Here every process inputs A∗N bytes and receives A∗N
bytes (A bytes for each process), where N is number of processes. It stresses the network of the system and
is key to good performance of applications such as spectral methods, signal processing and climate modeling
using Fast Fourier Transforms (FFT) typical. The function MPI_AlltoAll works like MPI_Allgather, except
that each process sends a distinct data to each of the receivers. This routine is very helpful for transposing a
distributed matrix.
3.2.3.3. Global Reduction: The MPI global reduction functions perform a global reduce operation across all mem-
bers of the communicator group. The result can be the sum, maximum, etc. (depending on the operation selected)
across all processor contributions. The MPI standards define set of predefined operations that can be used and also
provide tools for programmers to define their own reduce operations. Global reductions are important for vector norms
and time step sizes in time-dependent simulations.
Reduce: Each processor provides A numbers. The global result, stored at the root processor is also A numbers.
The number A[i] is the result of all the A[i] from the N processors.
Allreduce: MPI_Allreduce is similar to MPI_Reduce except that all members of the communicator group receive
the reduced result. It is combinations of reduce and broadcast and the final result is available on all the processes. It is
equivalent to calling MPI_Reduce followed by MPI_Bcast by the root to all members.
Reduce_scatter: The outcome of this operation is the same as an MPI Reduce operation followed by an MPI
Scatter.
4. Results
In this section we present results of HPC Challenge and IMB Benchmarks for five supercomputers.
4.1. HPC Challenge Benchmarks
4.1.1. Balance of Communication to Computation
For multi-purpose HPC systems, the balance of processor speed, along with memory, communication, and I/O
bandwidth is important. In this section, we analyze the ratio of inter-node communication bandwidth to the computa-
tional speed. To characterize the communication bandwidth between SMP nodes, we use the random ring bandwidth,
because for a large number of SMP nodes, most MPI processes will communicate with MPI processes on other SMP
nodes. This means, with 8 or more SMP nodes, the random ring bandwidth reports the available inter-node communi-
cation bandwidth per MPI process. Although the balance is calculated based on MPI processes, its value should be in
principle independent of the programming model, i.e., whether each SMP node is used with several single-threaded
MPI processes, or some (or even one process) multi-threaded MPI processes, as long as the number of MPI processes
on each SMP node is large enough that they altogether are able to saturate the inter-node network [5,17,18]. Figure 1
shows the scaling of the accumulated random ring performance with the computational speed. To compare measure-
ments with different numbers of CPUs and on different architectures, all data is presented based on the computational
performance expressed by the Linpack HPL value. The HPCC random ring bandwidth was multiplied by the number
of MPI processes. The computational speed is benchmarked with HPL.
The diagram in Fig. 1 shows absolute communication bandwidth, whereas the diagram in Fig. 2 plots the ratio of
communication to computation speed. Better scaling with the size of the system is expressed by more constant ratio
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Fig. 2. Accumulated random ring bandwidth ratio versus HPL performance.
in Fig. 2. A strong decrease in this ration is observed in the case of Cray Opteron, especially between 32 CPUs and
64 CPUs. NEC SX-8 system scales well which can be noted by a relatively flat curve. In case of SGI Altix, it is
worth noting the difference in the ratio between Numalink3 and Numalink4 interconnects within the same box (512
CPUs). Though the theoretical peak bandwidth between Numalink3 and Numalink4 has only doubled, Random Ring
performance improves by a factor of 4 for runs up to 256 processors. A steep decrease in the B/KFlop value for SGI
Altix with Numalink4 is observed above 512 CPUS runs (203.12 B/KFlop for 506 CPUs to 23.18 B/KFlop for 2024
CPUs). This can also be noticed from the cross over of the ratio curves between Altix and the NEC SX-8. Whereas
with Numalink3 it is 93.81 (440 CPUs) when run within the same box. For the NEC SX-8, B/Kflop is 59.64 (576
CPUs), which is consistent between 128 and 576 CPUs runs. For the Cray Opteron it is 24.41 (64 CPUs).
Figures 3 and 4 compare the memory bandwidth with the computational speed analog to Fig. 1 and Fig. 2 respec-
tively. Figure 3 shows absolute values whereas Fig. 4 plots the ratio of STREAM Copy to HPL on the vertical axis.
The accumulated memory bandwidth is calculated as the product of the number of MPI processes with the embar-
rassingly parallel STREAM Copy result. In Fig. 4, as the number of processors increase, the slight improvement in
the ratio curves is due to the fact that the HPL efficiency decreases. In the case of CRAY Opteron HPL efficiency de-
creases down around 20% between 4 CPU and 64 CPU runs. The high memory bandwidth available on the NEC SX-8
can clearly be seen with the stream benchmark. The Byte/Flop for NEC SX-8 is consistently above 2.67 Byte/Flop,
for SGI Altix (Numalink3 and Numalink4) it is above 0.36 and for the Cray Opteron is between 0.84 and 1.07. The
performance of memory intensive applications heavily depends on this value.
4.1.2. Ratio based analysis of all benchmarks
It should be noted that Random Access Benchmark between HPCC Versions 0.8 and 1.0 has been significantly
modified. Only values based on HPCC Version 1.0 are shown.
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Fig. 4. Accumulated EP stream copy ratio versus HPL performance.
Figure 5 compares the systems based on several HPCC Benchmarks. This analysis is similar to the current Kiviat
diagram analysis on the HPCC web page [16], but it uses always parallel or embarrassingly parallel benchmark
results instead of single process results, and it uses only accumulated global system values instead of per process
values. Absolute HPL numbers cannot be taken as a basis for comparing the balance of systems with different total
system performance. Therefore all benchmark results are normalized with the HPL system performance, i.e., divided
by the HPL value. Furthermore, each of the columns is normalized with respect to the largest value of the column,
i.e., the best value is always 1. Only the left column can be used to compare the absolute performance of the systems.
This normalization is also indicated by normalized HPL value in Fig. 5 (column 2), which is by definition always
a value of 1. For latency, the reciprocal value is shown. The corresponding absolute ratio values for 1 in Fig. 5 are
provided in Table 3. One can see from Fig. 5 that the Cray Opteron performs best in EP DGEMM because of its lower
HPL efficiency when compared to the other systems. When looking at the global measurement based ratio values
such as FFTE, Ptrans and RandomAccess, the small systems have an undue advantage over the larger ones because
of better scaling. For this reason, the global ratios of systems with over 1 TFlop/s HPL performance are plotted. The
NEC SX-8 performs better in those benchmarks where high memory bandwidth coupled with network performance
is needed (Ptrans, FFTE and EP Stream Copy). On the other hand the NEC SX-8 has relatively high Random Ring
latency compared to the other systems. SGI Altix with Numalink3 has better performance in Random Ring bandwidth
and latency benchmarks (Numalink4 performs much better than Numalink3 within the same box). This shows the
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Table 3
Ratio values corresponding to Fig. 1 in Fig. 5
Ratio Maximum value
G-HPL 8.729 TF/s
G-EP DGEMM/G-HPL 1.925
G-FFTE/G-HPL 0.020
G-Ptrans/G-HPL 0.039 B/F
G-StreamCopy/G-HPL 2.893 B/F
RandRingBW/PP-HPL 0.094 B/F
1/RandRingLatency 0.197 1/µs
G-RandomAccess/G-HPL 4.9 × 10−5 Update/F
strength of its network within a box. Despite this fact the Cray Opteron performs better in RandomAccess, which is
heavily dependent on the network performance.
4.2. IMB Benchmarks
On the NEC SX-8 system, memory allocation was done with MPI_Alloc_mem, which allocates global memory.
The MPI library on the NEC SX-8 is optimized for global memory.
Figure 6 shows the performance of the Barrier Benchmark from the IMB suite of benchmarks. Here we have plotted
the time (in microseconds per call) for various numbers of processors ranging from 2 to 512 (568 on the NEC SX-8).
A barrier function is used to synchronize all processes. A process calling this function blocks until all the processes
in the communicator group have called this function. This ensures that each process waits till all the other processes
reach this point before proceeding further. Here, all the five computing platforms exhibit the same behavior up to
64 processors i.e. barrier time increases gradually with the increase of number of processors, except for the Cray X1
in MSP mode where barrier time increases very slowly. On NEC SX-8, the barrier time is measured using the full
communicator. Varying processor count, as provided in the IMB Benchmark is not used while running the barrier
benchmark. In this way subset communicators are avoided and each test is done with its own full communicator
(MPI_COMM_WORLD). With these runs for large CPU counts, NEC SX-8 has the best barrier time compared to
other systems. For less than 16 processor, SGI Altix BX2 is the fastest.
The execution time of the Allreduce Benchmark for 1 MB message size is shown in Fig. 7. All five systems scale
similarly when compared to their performance on 2 processors. There is more than one order of magnitude difference
between the fastest and slowest platforms. All the architectures exhibit the same behavior as the number of processors
increase. Both vector systems are clearly the winner, with NEC SX-8 superior to Cray X1 in both MSP and SSP
mode. Up to 16 processors, both Cray Opteron Cluster and Dell Xeon Cluster follow the same trend as well with
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Fig. 7. Execution time of Allreduce Benchmark for 1 MB message for five computing systems in µs/call (i.e., the smaller the better).
almost identical performance. Here best performance is that of NEC SX-8 and worst performance is that of Cray
Opteron Cluster (uses Myrinet network). Performance of Altix BX2 (NUMALINK4 network) is better than Dell
Xeon Cluster.
Execution time of IMB Reduction Benchmark for 1 MB message size on all five computing platforms is shown
in Fig. 8. Here we see two clear-cut performance clustering by architectures—vector systems (NEC SX-8 and Cray
X1) and cache based scalar systems (SGI Altix BX2, Dell Xeon Cluster, and Cray Opteron Cluster). Performance of
vector systems is an order of magnitude better than scalar systems. Between vector systems, performance of NEC
SX-8 is better than that of Cray X1. Among scalar systems, performance of SGI Altix BX2 and Dell Xeon Cluster is
almost the same and better than Cray Opteron Cluster.
Execution time of IMB Reduce Scatter Benchmark for 1 MB message size on five computing platforms is shown in
Fig. 9. The results are similar to the results of the Reduce Benchmark, except that the performance advantage of Cray
X1 compared to the scalar systems is significantly worse. For large CPUs counts, NEC SX-8 shows slower results,
but still better compared to the other platforms. Timings for scalar systems are an order of magnitude slower than that
of NEC SX-8, a vector system.
Figure 10 shows the execution time of IMB Allgather Benchmark for 1 MB message size on five computing
platforms.
Performance of vector system NEC SX-8 is much better than that of scalar systems (Altix BX2, Xeon Cluster and
Cray Opteron Cluster). Cray X1 (both SSP and MSP modes) performs slightly better than the scalar systems. Between
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Fig. 9. Execution time of Reduce_scatter Benchmark on varying number of processors, using a message size of 1 MB, in µs/call (i.e., the smaller
the better).
two vector systems, performance of NEC SX-8 is an order of magnitude better than Cray X1. Among the three scalar
systems, performance of Altix BX2 and Dell Xeon Cluster is almost the same and is better than Cray Opteron Cluster.
Results shown in Fig. 11 are the same as in Fig. 10, except that a version of the Allgatherv with variable message
sizes was used. The performance results are similar to the results of the (symmetric) Allgather. On the NEC SX-8,
the performance increase between 8 and 16 processors is based on the transition from a single shared memory node
to a multi SMP node execution. Performance of all scalar systems is almost same. Between two vector systems, the
performance of NEC SX-8 is almost an order of magnitude better than Cray X1.
Figure 12 shows the execution time of the AlltoAll Benchmark for a message size of 1 MB on five computing
architectures. This benchmark stresses the global network bandwidth of the computing system. Performance of this
benchmark is very close to the performance of the global FFT and randomly ordered ring bandwidth benchmarks in
the HPCC suite [12]. Clearly, NEC SX-8 out performs all other systems. The performance of Cray X1 (both SSP and
MSP modes) and SGI Altix BX2 is very close. However the performance of SGI Altix BX2 up to eight processors is
better than Cray X1 as the SGI Altix BX2 (uses NUMAlink4 network) has eight Intel Itanium 2 processors in a C-
Brick. Performance of Dell Xeon Cluster (uses IB network) and Cray Opteron Cluster (uses Myrinet PCI-X network)
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Fig. 11. Execution time of Allgatherv Benchmark on varying number of processors, using a message size of 1 MB, in µs/call (i.e., the smaller the
better).
Fig. 12. Execution time of AlltoAll Benchmark on varying number of processors, using a message size of 1 MB, in µs/call (i.e., the smaller the
better).
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Cluster. Performance results presented in Fig. 11 show NEC SX-8 (IXS) > Cray X1 (Cray proprietary) > SGI Altix
BX2 (NUMALINK4) > Dell Xeon Cluster (InfiniBand network) > Cray Opteron Cluster (Myrinet network). It is
interesting to note that performance is directly proportional to the randomly ordered ring bandwidth, which is related
with the cost of the global network.
Figure 13 presents the bandwidth of IMB Sendrecv Benchmark using 1 MB message. Clearly, performance of
NEC SX-8 is the best followed by SGI Altix BX2. Performance of Xeon Cluster and Cray Opteron is almost the
same. After 16 processors, the performance of all the computing system becomes almost constant. For all platforms,
systems perform the best when running 2 processors. This is expected for BX2, Opteron and Xeon because all of them
are dual processor nodes and also for NEC SX-8 with its 8-way SMP nodes. Therefore this Sendrecv is done using
shared memory and not over the network. Here, it would be interesting to note that on the NEC SX-8 with 64 GB/s
peak memory bandwidth per processor, the IMB Sendreceive bandwidth for 2 processors is 47.4 GB/s. Whereas for
the Cray X1 (SSP), IMB Sendreceive bandwidth is only 7.6 GB/s.
Figure 14 shows the performance of the IMB Exchange Benchmark for 1 MB message size. The NEC SX-8 is the
winner but its lead over the Xeon Cluster has decreased compared to the Sendrecv Benchmark. The second best system
is the Xeon Cluster and its performance is almost constant from 2 to 512 processors, i.e., compared to Sendrecv, the
shared memory gain on 2 CPUs is lost. For a number of processors greater than or equal to 4, the performance of the
Cray X1 (both SSP and MSP modes) and the Altix BX2 is almost same. For two processors, the performance of the
Cray Opteron Cluster is close to the BX2, and the performance of Cray Opteron Cluster is the lowest.
Fig. 13. Bandwidth of Sendrecv Benchmark on varying number of processors, using a message size of 1 MB, in MB/s.
Fig. 14. Bandwidth of Exchange Benchmark on varying number of processors, using a message size of 1 MB, in MB/s.
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In Figure 15, we plot the time (in micro seconds) for various numbers of processors for 1 MB broadcast on the
five computing platforms. Up to 64 processors, the broadcast time increases gradually and this trend is exhibited up
to 64 processors by all computing platforms. Only 512 processor results are presented for SGI Altix BX2 and NEC
SX-8. For the BX2, broadcast time suddenly increases for 256 processors and then again decreases at 512 processors.
A similar but quite smaller behavior is seen for NEC SX-8—increases for broadcast time up to 512 CPUs and then
a decrease at 576 processors. The best systems with respect to broadcast time in decreasing order are NEC SX-8, SGI
Altix BX2, Cray X1, Xeon Cluster and Cray Opteron Cluster. The broadcast bandwidth of NEC SX-8 is more than an
order of magnitude higher than that of all other presented systems.
5. Conclusions
We present the results of HPCC and IMB Benchmarks separately.
5.1. HPCC Benchmark suite
The HPCC Benchmark suite highlights the importance of memory bandwidth and network performance along with
HPL performance. The growing difference between the peak and sustained performance underlines the importance of
such benchmark suites. A good balance of all the above quantities should make a system perform well on a variety of
application codes. In this paper, we use the benchmark analysis to see the strengths and weaknesses of the architectures
considered. The ratio based analysis introduced in this paper provides a good base to compare different systems and
their interconnects.
It is clear from the analysis that the NEC SX-8 performs extremely well on benchmarks that stress the memory
and network capabilities like Global PTRANS and Global FFTs (G-FFT). It is worth mentioning that the Global FFT
Benchmark in the HPCC suite does not completely vectorize, hence on vector machines (like Cray X1 and NEC SX-8)
the performance of FFTs using vendor provided optimized libraries would be much higher. The interconnect latency
of SGI Altix BX2 is the best among all the platforms tested. However, a strong decrease in the sustained interconnect
bandwidth is noticed when using multiple SGI Altix BX2 boxes. On the SGI Altix BX2, G-FFT does not perform
well beyond one box (512 CPUs) and this degradation in performance is also reflected by a decrease in the random
order bandwidth benchmark of the HPCC suite. G-FFT involves all-to-all communication and for it to perform well it
must have very good performance on the IMB Benchmark All-to-All.
The scalability and performance of the smaller machines (Cray Opteron and Cray X1) cannot be compared to
that of larger machines as the complexity and cost of the interconnects grows more than linearly with the size of the
machine.
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Performance of both the vector systems (NEC SX-8 and Cray X1) is consistently better than all of the scalar
systems (SGI Altix BX2, Cray Opteron Cluster and Dell Xeon Cluster). Between two vector systems, performance of
the NEC SX-8 is consistently better than the Cray X1. Among scalar systems, the performance of the SGI Altix BX2
is better than both the Dell Xeon Cluster and Cray Opteron Cluster. We find that the performance of the NEC SX-8
(NEC SX-8) > Cray X1 network > SGI Altix BX2 (NUMAlink4) > Dell Xeon Cluster (InfiniBand) > Cray Opteron
Cluster (Myrinet).
In the future we plan to use IMB Benchmark suite to study the performance as a function of varying message sizes
starting from 1 byte to 2 MB for all 11 benchmarks and one-sided (GET/PUT) MPI communication functions with
three synchronization schemes on the same five computing systems. We also plan to include five more architectures—
Linux clusters with different networks, IBM Blue Gene/P, Cray XT4, Cray X1E and a cluster of IBM POWER5+.
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